

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31

## DIFFERENTIAL CMOS LOGIC WITH DYNAMIC BIAS

### FIELD OF THE INVENTION

This invention relates generally to the field of complementary metal oxide semiconductor (CMOS) bias techniques. More particularly, in certain embodiments, this invention relates to a dynamic bias arrangement for CMOS using current steering logic that is particularly applicable to large scale integration.

### BACKGROUND OF THE INVENTION

The trend for a number of years in fabrication of CMOS integrated circuits is toward fabrication of transistors having smaller geometries and thinner gate oxides. These smaller geometries permit faster operation of the circuits and provide for more efficient manufacturing by permitting larger numbers of circuits to be placed on each semiconductor wafer.

Unfortunately, this trend is not without disadvantages. For example, as the geometries of the circuits decrease, the ability of the circuit to withstand large rail-to-rail voltage swings diminishes and the thinner gate oxides of the individual transistor devices exhibit problems with tunneling at a lower voltage. This in turn complicates retention of a standard supply voltage for a particular device or generation of devices. Thus, in order to provide more advanced circuitry operating at higher speeds, more advanced CMOS devices (which are generally

1 operated as rail-to-rail output logic devices) with smaller geometries have  
2 required circuitry to adapt to earlier established voltage supplies, or else a new  
3 generation of devices operating at lower supply voltages, had to be defined.  
4 Thus, in order to advance the state of the art, earlier defined standards on power  
5 supply voltage had to be abandoned in favor of newer standards, providing little  
6 stability of supply voltage requirements across process generations.

#### 7 8 BRIEF SUMMARY OF THE INVENTION

9 The present invention relates generally to a CMOS logic circuitry.  
10 Objects, advantages and features of the invention will become apparent to those  
11 skilled in the art upon consideration of the following detailed description of the  
12 invention.

13  
14 In certain embodiments consistent with the present invention, a CMOS  
15 circuit arrangement is provided in which relatively thick oxide devices are  
16 fabricated along with relatively thin oxide devices on the same chip. High speed  
17 logic circuits are fabricated with thin oxide devices as differential logic operating  
18 with a low voltage swing. A current source is fabricated using thick oxide devices  
19 to drop a large percentage of the supply voltage, protecting the thin oxide  
20 devices from damage caused by large voltage swings. An adaptive bias control  
21 circuit receives inputs from the logic circuit or elsewhere to control the bias  
22 current available from the current source to permit larger currents to pass  
23 through the current source at switching times.

24  
25 A CMOS circuit fabricated using a process that can create thick oxide  
26 transistors and thin oxide transistors, consistent with an embodiment of the  
27 present invention has a differential logic circuit fabricated of thin oxide transistors,  
28 and having a plurality of inputs. A current source supplies bias current to the

1 differential logic circuit, the current source being fabricated using at least one  
2 thick oxide transistor.

3

4 Another CMOS circuit fabricated using a process that can create thick  
5 oxide transistors and thin oxide transistors, consistent with an embodiment of the  
6 present invention has a differential logic circuit fabricated of thin oxide transistors,  
7 and having a plurality of inputs. A current source, supplies bias current to the  
8 differential logic circuit, the current source being fabricated using at least one  
9 thick oxide transistor, and the current source having a control input that can  
10 determine how much current is available to source to the differential logic circuit.  
11 An adaptive bias control provides a control signal at the control input of the  
12 current source to selectively control the bias current available to the differential  
13 logic circuit.

14

15 Another CMOS circuit fabricated using a process that can create thick  
16 oxide transistors and thin oxide transistors, consistent with an embodiment of the  
17 present invention has a differential logic circuit fabricated of thin oxide transistors,  
18 and having a plurality of inputs, the differential logic circuit comprising a pair of  
19 matched thin oxide transistors configured as a differential inverter. A current  
20 source, supplies bias current to the differential logic circuit, the current source  
21 comprising a thick oxide transistor receiving a supply voltage at a drain thereof  
22 and coupling a reduced supply voltage to the differential logic circuit through a  
23 source thereof, and the current source having a control input at a gate thereof  
24 that can determine how much current is available to source to the differential  
25 logic circuit. An adaptive bias control provides a control signal at the control  
26 input of the current source to selectively control the bias current available to the  
27 differential logic circuit.

28

1 Many variations, equivalents and permutations of these illustrative  
2 exemplary embodiments of the invention will occur to those skilled in the art upon  
3 consideration of the description that follows. The particular examples above  
4 should not be considered to define the scope of the invention.

#### 5 6 7 BRIEF DESCRIPTION OF THE DRAWINGS

8 The features of the invention believed to be novel are set forth with  
9 particularity in the appended claims. The invention itself however, both as to  
10 organization and method of operation, together with objects and advantages  
11 thereof, may be best understood by reference to the following detailed  
12 description of the invention, which describes certain exemplary embodiments of  
13 the invention, taken in conjunction with the accompanying drawings in which:

14  
15 **FIG. 1** is a graph of power consumption for rail-to-rail CMOS logic and low  
16 voltage swing differential logic.

17  
18 **FIG. 2** is a combined schematic and block diagram of a current steered  
19 dynamic bias arrangement for a CMOS logic circuit consistent with an  
20 embodiment of the present invention.

#### 21 22 DETAILED DESCRIPTION OF THE INVENTION

23 While this invention is susceptible of embodiment in many different forms,  
24 there is shown in the drawings and will herein be described in detail specific  
25 embodiments, with the understanding that the present disclosure is to be  
26 considered as an example of the principles of the invention and not intended to  
27 limit the invention to the specific embodiments shown and described. In the  
28 description below, like reference numerals are used to describe the same, similar  
29 or corresponding parts in the several views of the drawings.

1

2           Before describing the invention in detail, it is helpful to define several  
3 terms for purposes of this document. The present invention is applicable to  
4 CMOS circuits fabricated using a process wherein two types of CMOS transistors  
5 can be fabricated. The absolute processing parameters are, in general,  
6 unimportant, but the relative characteristics of the two types of transistors are  
7 important. The first type of transistor is fabricated using a relatively thick oxide  
8 layer and the second type of transistor is fabricated using a relatively thin oxide  
9 layer. The fact that the first type uses a relatively thick oxide layer means that it  
10 is capable of withstanding higher voltages without tunneling (or other damage)  
11 than the second type can. The first type is also inherently larger and slower than  
12 the second type. The second type inherently has a lower tolerance to voltage  
13 before tunneling occurs, but is capable of operating at higher switching speeds  
14 and has a higher transconductance  $g_m$  (note that  $g_m$  is approximately inversely  
15 proportional to the oxide thickness). For purposes of this document, the two  
16 types of transistor devices need not be characterized by their exact geometries,  
17 since that is subject to change as processing technologies advance, but rather by  
18 their relationship to one another. Thus, if a CMOS circuit is fabricated such that  
19 two or more different thicknesses of oxide transistor devices are produced, the  
20 thicker transistor devices are referred to herein as a thick oxide transistor devices  
21 and a thinner transistor devices are referred to as a thin oxide transistor device.

22

23           By way of example, and not limitation, the present invention may be  
24 applicable to a process that produces transistor devices with gate length having  
25 approximately 0.25 micron geometry as well as transistor devices having  
26 approximately 0.1 micron geometry. In this example, the thick oxide devices may  
27 be capable of handling relatively high rail-to-rail voltage swings on the order of  
28 2.5 volts, whereas, the thin oxide devices may only be able to handle voltage  
29 swings on the order of 1.0 volt. Nevertheless, for purposes of the present

1 invention, the thick oxide transistor device would be considered to be a high  
2 voltage device and the thin oxide transistor device would be considered a low  
3 voltage device. The relative transconductance of the two devices is such that  
4 the transconductance of the thin oxide transistor device is much higher than that  
5 of the thick oxide transistor device and the operating speed of the thin oxide  
6 device can be made to be much higher than that of the thick oxide device.

7  
8 Thus, for purposes of this document, the exact dimensions and other  
9 parameters are unimportant and the terms "thin" and "thick" in this context are  
10 intended to be by this definition relative terms for devices fabricated using a  
11 semiconductor manufacturing process capable of fabricating both relatively thick  
12 and relatively thin oxide transistors, when viewed in comparison with one  
13 another.

14  
15 Turning now to **FIG. 1**, a graph 10 illustrates the power consumption of a  
16 CMOS integrated circuit as a function of frequency as curve 14. Curve 14 is  
17 approximately a straight line function describing the operation of conventional  
18 rail-to-rail static CMOS logic circuitry that illustrates that the current consumed by  
19 the circuit is approximately proportional to the switching frequency. The power  
20 consumed is approximately zero if no switching is taking place. As the frequency  
21 of switching increases, the current required to charge the circuit's equivalent  
22 capacitance C results in a consumption of power P that is approximately given by  
23 the following equation:

24  
25 
$$P = V_{dd}^2 \cdot f \cdot C$$

26 where f is the switching frequency and  $V_{dd}$  is the peak-to-peak power  
27 supply voltage.

1        Thus, conventionally operated CMOS circuitry consumes power  
2 proportional to the operational speed. Curve 18 illustrates operation of CMOS  
3 circuitry in a differential low voltage swing mode. In this mode, differentially  
4 connected transistors are connected to fabricate logic gates and do not switch  
5 the full range of the supply voltage. When operated in this configuration, the  
6 logic gates do not fully turn off when the gates are inactive. Thus, at zero  
7 frequency and low frequencies, the power consumption is greater than that of  
8 conventional rail-to-rail CMOS. Conventional wisdom, thus suggests that in  
9 order to conserve power, conventional CMOS should be used operating rail-to-  
10 rail. However, as operational frequencies cross point 22 of graph 10, this  
11 advantage no longer exists.

12

13        Additionally, there becomes a point where the switching threshold of  
14 transistors used to fabricate high switching speed rail-to-rail CMOS using gate  
15 thin oxide devices is dangerously close to potential noise on the ground or supply  
16 lines. Normal variations in the fabrication process can exacerbate this problem.  
17 Moreover, as the supply voltage is further reduced, an output from one CMOS  
18 logic device might fail to drive another CMOS logic device due to normal  
19 processing variations affecting the threshold switching voltage.

20

21        As the state of the art advances, it is therefore worth considering breaking  
22 the conventional paradigm of rail-to-rail CMOS circuit design. Accordingly, **FIG.**  
23 **2** illustrates an exemplary circuit configuration that illustrates the concept of the  
24 present invention to provide an adaptive bias control for a logic circuit. In this  
25 illustrative example, a logic gate 30 configured as a differential inverter circuit is  
26 used to represent any configuration of logic gates, registers, flip flops, etc. Logic  
27 circuit 30 receives bias voltage and current through a current source 36 and  
28 drives a bias load circuit 40.

29

1           As previously discussed, the present invention is realized by way of a  
2 fabrication process which provides for the ability to fabricate CMOS transistor  
3 devices as either thick oxide transistor devices (capable of relatively high voltage,  
4 but comparatively slow) or thin oxide transistor devices (with relatively high  
5 switching speed, relatively high transconductance  $g_m$ , but relatively low maximum  
6 voltage swing). In this case, the current source is fabricated using one or more  
7 thick oxide transistor devices such as transistor 44. Logic device 30 (as a  
8 representative of many such logic devices) is fabricated using thin oxide  
9 transistors such as 48 and 52. The bias load circuit, as represented by  
10 transistors 56 and 60 connected from the sources of transistors 48 and 52  
11 respectively to ground, may be fabricated as either thick oxide or thin oxide  
12 transistors, or may even be a passive device such as a resistor without departing  
13 from the invention.

14  
15           As will be clear to those skilled in the art, transistors 48 and 52 have  
16 inputs 64 and 68 designated INN and INP respectively that are driven by a  
17 differential logic signal to produce an inverted differential output signal taken  
18 between output nodes 72 and 76, which may in turn drive other logic circuits.  
19 The logic circuit 30 is biased in such a manner to operate on a small voltage  
20 swing that is within the tolerable voltage swing of the thin oxide transistors 48  
21 and 52. Using differential logic inherently provides a measure of common mode  
22 noise immunity to the devices so that ground noise and supply noise becomes  
23 less relevant than if the same gates were implemented with the same voltage  
24 swing, but using a single ended design. In this embodiment, the differential  
25 peak-to-peak output voltage swing between 72 and 76 might be less than 300  
26 mV and in the range of 100 to 300mV, while still retaining high noise immunity,  
27 but this should not be considered limiting. The transistors 48 and 52 (and other  
28 such differential pairs forming a part of any logic circuit represented by circuit 30)  
29 are preferably closely matched in geometry and located physically close together



1 so that the transistors remain closely matched in electrical characteristics  
2 (including but not limited to switching voltage) over normal variations in  
3 processing parameters.

4

5 In this circuit configuration, a relatively large portion of supply voltage  $V_{dd}$   
6 can be dropped across the current source 36. This allows the differential logic  
7 circuits represented by 30 to operate as low voltage swing differential logic. The  
8 small geometry of the transistors making up circuit 30 permits high speed  
9 operation.

10

11 In order to assure that the logic circuit 30 (and other logic circuits  
12 represented by circuit 30) receive an appropriate amount of bias to operate at  
13 high speed, and also to permit control over power consumption, certain  
14 embodiments of the present invention further contemplate that the current drive  
15 to logic circuit 30 can be controlled in a dynamic manner using a current steering  
16 technique. In this embodiment, a representative input line or a plurality of input  
17 lines (e.g., 64 and 68) can be provided to an adaptive bias control circuit 80.  
18 Bias control circuit 80 receives these signals as input and determines therefrom  
19 that there is a need for increased switching current to the transistors of the logic  
20 circuit 30 at the time the input signals from 64 and 68 are received. The adaptive  
21 bias control circuit then supplies a bias control signal BiasP shown as 84 to the  
22 current source 36 to permit the current source 36 to provide more instantaneous  
23 current to the logic circuit 30. In certain embodiments, adaptive bias control  
24 circuit 80 may also provide a similar bias control signal BiasN shown as 88 to a  
25 control input of the bias load circuit 40 to permit the bias load circuit 40 to provide  
26 additional sinking current to the logic circuit 30 when the inputs are active  
27 (switching).

28

1           In the embodiment illustrated in **FIG. 2**, both BiasP and BiasN signals 84  
2   and 88 may be signals that lower the voltage present on the gates of transistors  
3   44, 56 and 60 to turn these transistors on somewhat harder than their normal  
4   quiescent state and thus provide the additional switching current needed by  
5   transistors 48 and 52 at the moment of switching to permit high speed operation.  
6   In a simple implementation of the adaptive bias control circuit, the transitions  
7   occurring at inputs INP 68 and INN 64 may be capacitively coupled into the  
8   adaptive bias control circuit 80 to provide a signal that can be used, for example,  
9   to turn on a transistor within the adaptive bias control circuit 80 to momentarily  
10   drive the BiasP line 84 lower. This transistor, or another, can similarly be used to  
11   momentarily drive the BiasN line 88 higher if desired to simultaneously increase  
12   both current source and current sink. In an even simpler example, capacitive  
13   coupling can be supplied directly from the input nodes 64 and/or 68 directly to the  
14   BiasP line 84 and possibly the BiasN line 88 to momentarily provide additional  
15   bias current to the logic circuit 30. Those skilled in the art will appreciate that  
16   many other circuit configurations can be readily devised to accomplish this  
17   desired end result.

18  
19           **FIG. 2** illustrates all inputs of logic circuit 30 (as a representative gate for a  
20   more complex circuit arrangement of potentially many gates) and in one  
21   embodiment of the present invention, all inputs to all such gates, are coupled to  
22   the adaptive bias control circuit 80 to provide dynamic adjustment of bias current.  
23   However, this is not to be considered limiting. In other embodiments, inputs  
24   driving adaptive bias control circuit 80 could be a selected representative set of  
25   gate inputs, or the input from a clock signal that is present at all gate transitions  
26   could be used to provide the necessary information to permit adaptive bias  
27   control circuit 80 to provide the additional momentary bias current needed by the  
28   logic circuit. Other variations will occur to those skilled in the art without  
29   departing from the present invention.

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

By segregation of the current source 30 into multiple similar current sources, operating with multiple control signals BiasP, it is also possible, consistent with certain embodiments of the present invention, to impose external control through the adaptive bias control circuit or otherwise, to selectively reduce the current (and thus the power consumed) to logic circuits such as 30 that are either currently idle or currently operating at a reduced frequency. It is also possible to completely cut off certain portions of logic circuitry by application of control to the BiasP and BiasN signals to clamp the control inputs at a voltage adequate to turn off transistors 44, 56 and 60.

The present invention also provides stability of power supply voltages over multiple generations of logic devices. Since the current source operates at a higher voltage than the actual logic devices, it is possible to change the operational parameters of the logic devices (e.g., 30) as a result of improvements in technology that permit faster operation, without changing the overall supply voltage that is mostly absorbed by the current source 36. Since the thick oxide transistors of the current source do not have to operate at the same speed as the logic circuits 30, similar devices can be used across several generations of changes in the geometry or other parameters of the transistors making up the differential logic circuits. Since the power supply can remain relatively high (compared to the voltage swing of the logic circuit transistors, interfacing with external components is simplified over circuitry that requires a low power supply voltage.

The logic design techniques described above have a further advantage over rail-to-rail swing CMOS logic when comparing the power supply routing constraints on the chip. The differential current steering logic draws a constant current from the power supply network on the chip as compared to the rail-to-rail

1 CMOS logic, which draws supply current in the form of spikes. These current  
2 spikes cause perturbations in the power supply network due to its resistance and  
3 inductance parasitic components. The constant power supply current draw of the  
4 differential logic does not cause these perturbations and therefore results in  
5 either a more stable power supply voltage or it can result in the design of a less  
6 constrained power supply network which has more resistance and or inductance.  
7 The differential logic is more tolerant of power supply network parasitic issues.

8

9 While the invention has been described in conjunction with specific  
10 embodiments, it is evident that many alternatives, modifications, permutations  
11 and variations will become apparent to those of ordinary skill in the art in light of  
12 the foregoing description. By way of example, the polarity of the logic devices  
13 and the polarity of signals required to induce the proper bias can be reversed  
14 without departing from the invention. Many other variations are also possible.  
15 Accordingly, it is intended that the present invention embrace all such  
16 alternatives, modifications and variations as fall within the scope of the appended  
17 claims.

18

19 What is claimed is:

20